



XTMT03N55L1

30V N-Channel MOSFET

Product Description

BV_{DSS}	30	V
I_D	55	A
$R_{DS(ON),Typ.}$	5.2	m Ω



General Features

- Proprietary New Planar Technology
- $R_{DS(ON),typ.}=5.2\text{ m}\Omega@V_{GS}=10V$
- Fast Recovery Body Diode
- Low Gate Charge Minimize Switching Loss

Applications

- Uninterruptible Power Supply
- Power Switching application

封装 Package



PDFN3×3

Device	Package	Marking
XTMT03N55L1	PDFN3X3	XTMT03N55L1

Absolute Maximum Ratings $T_j=25^\circ\text{C}$

Symbol	Parameter	Value	Unit
V_{DSS}	Drain-to-Source Voltage	30	V
V_{GSS}	Gate-to-Source Voltage	± 20	
I_D	Continuous Drain Current	55	A
I_{DM}	Pulsed Drain Current at $V_{GS}=10V$	220	
E_{AS}	Single Pulse Avalanche Energy	46	mJ
P_D	Power Dissipation	30	W
T_L	Soldering Temperature Distance of 1.6mm from case for 10 seconds	300	$^\circ\text{C}$
$T_J \& T_{STG}$	Operating and Storage Temperature Range	-55 to 150	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.



Thermal Characteristics

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	4.1	$^{\circ}C/W$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	35	$^{\circ}C/W$

Electrical Characteristics $T_j=25^{\circ}C$

OFF Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
BV_{DSS}	Drain-to-Source Breakdown Voltage	30	-	-	V	$V_{GS}=0V, I_D=250\mu A$
I_{DSS}	Drain-to-Source Leakage Current	-	-	1	uA	$V_{DS}=30V, V_{GS}=0V$
		-	-	100		$V_{DS}=24V, V_{GS}=0V, T_J=125^{\circ}C$
I_{GSS}	Gate-to-Source Leakage Current	-	-	+100	nA	$V_{GS}=+20V, V_{DS}=0V$
		-	-	-100		$V_{GS}=-20V, V_{DS}=0V$

ON Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
$R_{DS(ON)}$	Static Drain-to-Source On-Resistance	-	5.2	7	m Ω	$V_{GS}=10V, I_D=15A$
		-	7.8	11	m Ω	$V_{GS}=4.5V, I_D=10A$
$V_{GS(TH)}$	Gate Threshold Voltage	1.3	-	2.4	V	$V_{DS}=V_{GS}, I_D=250\mu A$



Dynamic Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
C_{iss}	Input Capacitance	580	1160	2030	pF	$V_{GS}=0V$, $V_{DS}=15V$, $f=1.0MHz$
C_{rss}	Reverse Transfer Capacitance	65	130	230		
C_{oss}	Output Capacitance	90	180	315		
R_G	Gate Series Resistance		2		Ω	$f=1.0MHz$
Q_g	Total Gate Charge	-	27	-	nC	$V_{DD}=15V$, $I_D=15A$, $V_{GS}=10V$
Q_{gs}	Gate-to-Source Charge	-	4.5	-		
Q_{gd}	Gate-to-Drain (Miller) Charge	-	5	-		

Resistive Switching Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
$t_{d(ON)}$	Turn-on Delay Time	-	6.4	-	ns	$V_{DD}=15V$, $I_D=15A$, $V_{GS}=10V$ $R_g=3\Omega$
t_{rise}	Rise Time	-	51	-		
$t_{d(OFF)}$	Turn-Off Delay Time	-	25	-		
t_{fall}	Fall Time	-	15	-		

Source-Drain Body Diode Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Test Condition
I_{SD}	Continuous Source Current ^[1]	-	-	55	A	Integral pn-diode in MOSFET
I_{SM}	Pulsed Source Current ^[1]	-	-	220		
V_{SD}	Diode Forward Voltage	-	-	1.2	V	$I_S=15A$, $V_{GS}=0V$
t_{rr}	Reverse Recovery Time	-	7	-	ns	$I_F=15A$, $di_F/dt=100A/\mu s$
Q_{rr}	Reverse Recovery Charge	-	1.4	-	nC	

[1] Pulse width $\leq 380\mu s$; duty cycle $\leq 2\%$



Typical Characteristic




Fig1. Typical Output Characteristics




Fig2. Typical $V_{GS(TH)}$ Gate -Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T_j




Fig5. Typical On Resistance Vs Gate -Source Voltage




Fig6. Typical On Resistance Vs Drain Current



Typical Characteristics(Cont.)




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature



Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3. 1 Gate Charge Test Circuit




Fig. 3. 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms